

1 Features

- Supports MIPI Alliance Specification for D-PHY Version 2.1
- Consists of 1 Clock lane and 2 Data lanes
- Embedded, high performance, and highly programmable PLL
- Supports both low-power mode and high speed mode with integrated SERDES
- 80 Mbps to 1.5 Gbps data rate per lane without Deskew calibration
- 2.5 Gbps data rate per lane with skew calibration in high speed D-PHY mode
- 10 Mbps data rate in low-power mode
- Low power dissipation
- Testability support

2 General Description

The MXL-D-PHY-CSITX-T-65LP is a high-frequency, low-power, low-cost, source-synchronous, physical Layer supporting the MIPI Alliance Specification for D-PHY v2.1. The PHY can be configured as a MIPI Master supporting camera interface CSI-2. The PHY supports mobile, IoT, virtual reality, and automotive applications.

3 Block Diagram




Figure 3-1: MIPI D-PHY Block Diagram