

### MIPI<sup>®</sup> UNIVERSAL D-PHY<sup>SM</sup> IP

#### MXL-DPHY-UNIV-T-022ULP


#### **1** Features

- Consists of 1 Clock lane and up to 4 Data lanes.
- Supports MIPI<sup>®</sup> Alliance Specification for D-PHY<sup>SM</sup> Version 2.1.
- Supports both high speed and low-power modes.
- 80 Mbps to 1.5 Gbps data rate per lane without Deskew calibration.
- Up to 2.5 Gbps data rate per lane with Deskew calibration.
- 10 Mbps data rate in low-power mode.
- Low power dissipation.
- Loopback testability support.
- Optional resistance termination calibrator.
- Deskew calibration support.

# 2 General Description

The MXL-DPHY-UNIV is a high-frequency low-power, low-cost, source-synchronous, physical Layer supporting the MIPI Alliance Specification for D-PHY v2.1, which is backward compatible with MIPI Specification for D-PHY v1.1. The PHY can be configured as a MIPI Master or MIPI Slave supporting camera interface CSI-2 and display interface DSI applications. The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed data traffic while low power functions are mostly used for control.

# **3** Block Diagram



#### Figure 1: MIPI D-PHY Universal Block Diagram

Subject to change Without notice Proprietary & Confidential