

Mixed-Signal Excellence

MIPI[®] CSI2 SLAVE PHY IP

MXL-DPHY-CSI2-RX⁺

Features:

- Consists of 1 Clock lane and 2 Data lanes
- Supports the MIPI Standard 1.1 for D-PHYSM
- Supports both high speed and low-power modes
- 80 Mbps to 1.5Gbps data rate in high speed mode
- 20 Mbps data rate in low-power mode
- High Speed Deserializers included
- Low power dissipation
- Loopback testability support

General Description:

The MXL-PHY-CSI2-RX⁺ is a highfrequency low-power, low-cost, source-synchronous, Physical Layer that supports the MIPI[®] Alliance Standard for D-PHY. The IP is configured as a MIPI slave optimized for camera interface applications (CSI2). The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed Data traffic while low power functions are mostly used for control.




Figure 1 – MIPI DPHY CSI2-RX⁺ Block Diagram

Preliminary information Subject to change Without notice Proprietary & Confidential Mixel, Inc. 97 E. Brokaw Road, Suite 250, San Jose, CA 95112 Ph.: (408) 436-8500, Fax: (408) 436-8400 www.mixel.com

Block Diagram: