Features:

- 25-110 MHz clock support
- Up to 770 Mbps bandwidth/channel
- Up to 3.08 Gbps data throughput
- Low power CMOS design
- LVDS for low EMI
- PLL requires no external components
- Core Voltage & 3.3V dual power supply
- Optional transmit pre-emphasis
- 7 bit serial data transmitted per pixel clock per cannel
- Rising/falling edge data strobe
- Compatible with TIA/EIA-644 LVDS Standard

General Description:

The MXL-SR-LVDS-4CH7-130 is a high performance 4-channel LVDS Serializer implemented using digital CMOS technology. Both the serial and parallel data are organized into four channels. The parallel data is 7 bits wide per channel. The input clock is 25MHz to 110MHz. The Serializer is highly integrated and requires no external components. It employs optional pre-emphasis to enable transmission over a longer distance while achieving low BER. The circuit is designed in a modular fashion and desensitized to process variations. This facilitates process migration, and results in a robust design.

Block Diagram:



Figure 1: LVDS 4 channel Serializer block diagram

Mixel, Inc.
97 E. Brokaw Road, Suite 250, San Jose, CA 95112
Ph.: (408) 436-8500, Fax: (408) 436-8400
www.mixel.com